

INNOLUX 群創光電

PRODUCT SPECIFICATION

Doc. Number:

Tentative Specification

Preliminary Specification

Approval Specification

MODEL NO.: N156HGE SUFFIX: EAL Rev.C1

Customer: ASUS	_0`
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your co signature and comments.	nfirmation with your

Approved By	Checked By	Prepared By
吳柏勳	曹文彬	何銘杰
2015-07-14	2015-07-07	2015-07-03
17:25:38 CST	08:51:26 CST	18:12:07 CST

Version 3.0

15 July 2015

1 / 43 T



INNOLUX 群創光電

PRODUCT SPECIFICATION

CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	6
2.1 CONNECTOR TYPE	б
3. ABSOLUTE MAXIMUM RATINGS	
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
3.2 ELECTRICAL ABSOLUTE RATINGS	
3.2.1 TFT LCD MODULE	
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	
4.2. INTERFACE CONNECTIONS	
4.3 ELECTRICAL CHARACTERISTICS	0
4.3.1 LCD ELETRONICS SPECIFICATION	.10
4.3.2 LED CONVERTER SPECIFICATION	.12
4.3.3 BACKLIGHT UNIT	.14
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	5
4.4.1 ELECTRICAL SPECIFICATIONS	
4.4.2 COLOR DATA INPUT ASSIGNMENT	.16
4.5 DISPLAY TIMING SPECIFICATIONS	7
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	1
6. RELIABILITY TEST ITEM	25
7. PACKING	26
7.1 MODULE LABEL	6
7.2 CARTON	7
Figure. 7-1 Packing method	1
7.3 PALLET	8
Figure. 7-2 Packing method	1
7.4 UN-PACKAGING METHOD	9
Figure. 7-3 Un-Packing method	1
8. PRECAUTIONS	30
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	0

Version 3.0

15 July 2015

2 / 43



INNOLUX 群創光電

Appendix. EDID DATA STRUCTURE	31
Appendix. OUTLINE DRAWING	33
Appendix. SYSTEM COVER DESIGN GUIDANCE	

Version 3.0

15 July 2015

3 / 43 Th

INNOLUX

群創光電



PRODUCT SPECIFICATION

REVISION HISTORY

Version	Date	Page	Description
3.0	Jun.9,2015	All	Spec Ver. 2.0 was first issued

Version 3.0

15 July 2015

4 / 43 TI





1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156HGE-EAL is a 15.6" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.6" diagonal		
Driver Element	a-si TFT active matrix	< - N	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), High Resolution Adaptable AG (Haze 24%)	-	-
Color Gamut	94%	NTSC	typ
Luminance, White	220	Cd/m2	
Response Time	Тур:Тк 3 / Тг 7	ms	
Contrast Ratio	Typ:500/Min:350		
View Angle(U/D/R/L)	20/35/85/85	Deg	
Blacklight Unit	LEDs 5 strings x 10 parallel		
Electrical Interface	eDP		
RoHs Compliance	Yes		
Power Consumption	Total (4.839)W (Max.) @ cell (0.759)W (Max.), BL (4.08)W (Max.)		(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \text{ °C}$, whereas mosaic pattern is displayed.

Version 3.0

15 July 2015

InnoLux

群創光電



PRODUCT SPECIFICATION

2. MECHANICAL SPECIFICATIONS


Item		Min.	Тур.	Max.	Unit	Note
Horizontal (H)		359	359.5	360	mm	
Module Size	Vertical (V)	206	206.5	207	mm	(1)
	Thickness (T)	-	3.02 3.2		mm	(1)
Active Area	Horizontal	344.06	344.16	344.26	mm	
Active Alea	Vertical	193.49	193.59	193.69	mm	
Weight		-	350	360	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design. Connector Part No.: IPEX-20455-030E-12, TYCO: 5-2069716-2 User's connector Part No: IPEX-20453-030T-03, TYCO: 5-2069715-2



15 July 2015





3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note	
nem	Symbol	Min.	Max.	Offic	NOLE	
Storage Temperature	T _{ST}	-20	+60	٥C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	٥C	(1), (2)	

Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max.

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS 3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note	
itoin	Cymbol	Min.	Max.	Onit	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	24	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

\		<u> </u>	\sim
	rsior	<u></u>	()
	SIU	10.	U

15 July 2015


7 / 43 Th

\oslash

PRODUCT SPECIFICATION



4. ELECTRICAL SPECIFICATIONS 4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	
			0 / 40 -

Version 3.0

15 July 2015

8/43 TH


 \oslash



PRODUCT SPECIFICATION

26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Version 3.0

15 July 2015

9/43 Th





4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Paramet	or	Symbol		Value	Unit	Note	
Falance	CI	Symbol	Min.	Тур.	Max.	Onit	NOLE
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		V _{RP}	-	50	-	mV	(1)
Inrush Current	Inrush Current		-	-	1.5	А	(1),(2)
Power Supply Current	Mosaic	lcc		210	230	mA	(3)a
Power Suppry Current	Black	100		200	220	mA	(3)
HPD Impedance		R _{HPD}	30K			ohm	(4)
HPD	High Level		2.25	-	2.75	V	(5)
	Low Level		0	-	0.4	V	(5)

Note (1) The ambient temperature is $Ta = 25 \pm 2 \ ^{\circ}C$.

Note (2) I_{RUSH} : the maximum current when VCCS is rising

IIS: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.








Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 3.0

15 July 2015

11 / 43 Th






4.3.2 LED CONVERTER SPECIFICATION

Parar	notor	Symbol		Value		Unit	Note
Pala	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	LED_Vccs	5.0	12.0	21.0	V		
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	A	(1)
LED EN Control	Backlight On		2.2	-	5	V	(4)
Level	Backlight Off		0	-	0.6	Ŷ	(4)
LED_EN Impedance)	R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
F WW CONTO Lever	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5		100	%	(5)
PWM Control Permis	VPWM_pp	F		100	mV		
PWM Control Freque	f _{PWM}	190	-	2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	249	325	340	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.




Version 3.0


15 July 2015

12/43 The









Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.


PWM control frequency fPWM should be in the range

$$(N+0.33) * f \le f_{PWM} \le (N+0.66) * f$$

N: Integer $(N \ge 3)$

f : Frame rate

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0	15 July 2015	13 / 43 The





4.3.3 BACKLIGHT UNIT

				Ta	$a = 25 \pm 2 ^{\circ}C$				
Deremeter	Cumphal	Value				Nata			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note			
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(1)(2)(Duty(100%))			
LED Light Bar Power Supply Current	IL	-	110	-	mA	(1)(2)(Duty100%)			
Power Consumption	PL	-	3.19	3.3	W	(3)			
LED Life Time	L _{BL}	15000	-	-	Hrs	(4)			

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 22 mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 3.0

15 July 2015

14 / 43 Th

 $\langle P \rangle$




PRODUCT SPECIFICATION

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0	15 July 2015	15 / 43 🛛	h





4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data		al							
	Color				ed					Gre						Bl			
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:		•	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	÷	:		:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.0

15 July 2015

16 / 43 T



INNOLUX 群創光電


PRODUCT SPECIFICATION

4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate	e 60Hz						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	151.7	152.84	153.9	MHz	-
	Vertical Total Time	ΤV	1129	1132	1135	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2240	2250	2260	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	- (
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.



Version 3.0

15 July 2015

17 / 43 Th

copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com


屏库:全球液晶屏交易中心

 \bigotimes





4.6 POWER ON/OFF SEQUENCE



Version 3.0

15 July 2015

18 / 43 TI



INNOLUX 群創光電

Timing Specifications:

Parameter	Description	Reqd.	Va	1	Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0		ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
ersion 3.0	15 1	ılv 2015				19 / 43 The

Version 3.0

15 July 2015

19 / 43 T



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	

Note (1) Please don't plug or unplug the interface cable when system is turned on.

- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0

15 July 2015

20 / 43 Th





5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	O°		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{cc}	3.3	V		
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"		
LED Light Bar Input Current	ΙL	110	mA		

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		400	500	-	-	(2), (5) ,(7)	
Response Time		T _R		-	3	8	ms	(3) ,(7)	
	;	T _F		-	8	13	ms	(3),(7)	
Average Luminance of White		LAVE		187	220	-	cd/m ²	(4), (6) ,(7)	
	Red	Rx			0.673		-		
	Reu	Ry	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.309		-		
	Green	Gx	Viewing Normal Angle		0.266		-	(1) ,(7)	
Color	Oreen	Gy		Тур —	0.674	Тур +	-		
Chromaticity	Blue	Bx		0.03	0.156	0.03	-		
		By			0.047		-		
	White	Wx			0.313		-		
	vvnite	Wy			0.329		-		
NTS	SC	CG		-	94	-	%	(5),(7),(8)	
Cross	s talk	СТ		-	-	4	%	(5),(7),(9)	
	Horizontal	θ_{x} +		80	85	-			
	HUHZUHIAI	θ _x -		80	85	-	Dee	(1),(5) ,(7	
Viewing Angle	Vartical	θ γ+	CR≥10	15	20	-	Deg.)	
	Vertical	θ _Y -		30	35	-	1		
White Variation	of 5 Points	δW _{5p}	θ _x =0°, θ _Y =0°			1.25	%	(5),(6) ,(7)	

Version 3.0


15 July 2015

21 / 43 TI





Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).



Note (3) Definition of Response Time (T_R, T_F) :

Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

 $L_{AVE} = [L (1)+L (2)+L (3)+L (4)+L (5)] / 5$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0

15 July 2015


22 / 43 Th





Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Maximum [L (1) ~ L (5)] / Minimum [L (1) ~ L (5)]\}*100\%$

 δW_{13p} = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)] *100%



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0	1	5 J	ul	y

23 / 43 Th

copyright belongs to InnoLux. Any unauthorized use is prohibited.

2015





Note (8) Definition of color gamut (C.G%):


C.G%= Area (R, G, B) / Area (R₀, G₀, B₀,)* 100%

R₀, G₀, B₀: CIE1931 coordinates of red, green, and blue defined by NTSC.

R, G, B: CIE1931 coordinates of red, green, and blue in module at 63 gray level.

Area (R_0 , G_0 , B_0): Area of the triangle defined by coordinate R_0 , G_0 , B_0 .

Area(R, G, B): Area of the triangle defined by coordinate R, G, B




Note (9) Cross Talk (CT):


$$CT = |Y_B - Y_A| / Y_A \times 100\%$$

Where

Y_A=Luminance of measured location in left figure

 Y_B =Luminance of measured location in right figure





Version 3.0

15 July 2015

24 / 43 Th

INNOLUX

屏库:全球液晶屏交易中心



PRODUCT SPECIFICATION

群創光電

6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60ºC, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20⁰C, 0.5hour↔60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	(1) (2)
High Temperature & High Humidity Storage Test	40°C, 90% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of $\pm X, \pm Y, \pm Z$	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0

15 July 2015

25/43 Th






7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Version 3.0

15 July 2015

26/43 Th

屏库:全球液晶屏交易中心



PRODUCT SPECIFICATION



7.2 CARTON




Figure. 7-1 Packing method

Version 3.0


15 July 2015

27 / 43 Th





7.3 PALLET



Version 3.0

15 July 2015

28 / 43 Th





7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-Packing method

Version 3.0

15 July 2015

29 / 43 Th





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

15 July 2015

30 / 43 Th





Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

	D (//		1.1.1	14
Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	D2	11010010
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	12	00010010
17	11	Year of manufacture (fixed year code)	19	00011001
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	42	01000010
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	05	00000101
27	1B	Rx=0.673	AC	10101100
28	1C	Ry=0.309	4F	01001111
29	1D	Gx=0.266	44	01000100
30	1E	Gy=0.674	AC	10101100
31	1F	Bx=0.156	28	00101000
32	20	By=0.047	0C	00001100
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
Varaian			24/42	

Version 3.0

15 July 2015

31 / 43

 \oslash



PRODUCT SPECIFICATION

43 44	2B 2C	Standard timing ID # 3 Standard timing ID # 4	01 01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	ЗA	# 1 H active : H blank	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("100")	64	01100100
63	3F	# 1 H sync pulse width ("66")	42	01000010
64	40	# 1 V sync offset : V sync pulse width ("6 : 10")	6A	01101010
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("193 mm")	C1	11000001
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 ASCII string Model name	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 Character of Model name ("N")	4E	01001110
78	4E	# 2 Character of Model name ("1")	31	00110001
79	4F	# 2 Character of Model name ("5")	35	00110101
80	50	# 2 Character of Model name ("6")	36	00110110
81	51	# 2 Character of Model name ("H")	48	01001000
82	52	# 2 Character of Model name ("G")	47	01000111
83	53	# 2 Character of Model name ("E")	45	01000101
84	54	# 2 Character of Model name ("-")	2D	00101101
85	55	# 2 Character of Model name ("E")	45	01000101
86	56	# 2 Character of Model name ("A")	41	01000001
87	57	# 2 Character of Model name ("L")	4C	01001100
	58	# 2 New line character indicates end of ASCII string	0A	00001010
88			1 1	

 \oslash



PRODUCT SPECIFICATION

89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("5")	35	00110101
116	74	# 4 Character of Model name ("6")	36	00110110
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("G")	47	01000111
119	77	# 4 Character of Model name ("E")	45	01000101
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A 🗸	# 4 Character of Model name ("A")	41	01000001
123	7B	# 4 Character of Model name ("L")	4C	01001100
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	DF	11011111

Appendix. OUTLINE DRAWING

Version 3.0


15 July 2015

33 / 43

Ine








Version 3.0

15 July 2015

34 / 43 T







Version 3.0

15 July 2015

35 / 43 Th






Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper

2. Height : Height gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 3.0

15 July 2015

36 / 43 T





	B : 2.0mm MIN B1 / Protrusion	
	BLU LEDH Brotrusion B2	
	Gap between panel & protrusions is needed to prevent shock test failure. Becau	
Definition	protrusions with small gap may hit panel during the test. Issue such as cell crack, abnorn display may occur. The gap should be large enough to absorb the maximum displacement during the test. Note: If the interference can not be avoided, please feel free to contact INX FAE Engine for collaboration design. We can help to verify and pass risk assessment for custon reference.	eer
3	Design gap C between system front-cover & panel surface.	
	C:0.1mm MIN C System	
	C : 0.1mm MIN	
	C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN Backlight Panel rear-cover System front-cover front-cover System f	
Definition	C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN C: 0.1mm MIN Front-cover Panel rear-cover System front-cover System rib higher than LCD module System	use ing s is eer
Definition	C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN Panel rear-cover System front-cover System rib higher than LCD module System rear-cover Panel rear-cover Panel rear-cover Panel rear-cover & panel surface is needed to prevent pooling or gla broken. Zero gap or interference such as burr and warpage from mold frame may cau pooling issue near system font-cover opening edge. This phenomenon is obvious dur swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap, design with system rib higher than maximum panel thickness recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engine for collaboration design. We can help to verify and pass risk assessment for custon	use ing s is eer
	C: 0.1mm MIN C: 0.1mm MIN Front-cover System front-cover System rib higher than LCD module System rear-cover Panel rear-cover Panel rear-cover Panel rear-cover & panel surface is needed to prevent pooling or gla broken. Zero gap or interference such as burr and warpage from mold frame may cau pooling issue near system font-cover opening edge. This phenomenon is obvious dur swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap, design with system rib higher than maximum panel thickness recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engine for collaboration design. We can help to verify and pass risk assessment for custon reference.	use ing s is eer
Definition	C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN C:0.1mm MIN Front-cover System front-cover System front-cover System rib higher than LCD module System rear-cover Panel rear-cover System rear-cover Panel rear-cover System front-cover & panel surface is needed to prevent pooling or gla broken. Zero gap or interference such as burr and warpage from mold frame may cau pooling issue near system font-cover opening edge. This phenomenon is obvious dur swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap, design with system rib higher than maximum panel thickness recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engine for collaboration design. We can help to verify and pass risk assessment for custon reference. Design gap D1 & D2 between system front-cover & PCB Assembly.	use ing s is eer



INNOLUX 群創光電

Definition Same as point 2 and 3, but focus on PCBA side. 5 Interference examination of antenna cable and WebCam wire Image: Second		D1 System front-cover LCD Backlight D2 PCB with components
5 Interference examination of antenna cable and WebCam wire Interference examination of antenna cable and WebCam wire Interference examination Interference Interference examination of antenna cable and WebCam wire Interference examination Interference examination interference Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Definition Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference. 6 System rear-cover inner surface examination Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference. Bur Bur PCB Step System rear-cover inner surface Definition Bur at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.	Definition	Same as point 2 and 3, but focus on PCBA side.
befinition Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Definition Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference. 6 System rear-cover inner surface examination Definition Image: Cover inner surface examination 6 System rear-cover inner surface examination Definition Image: Cover inner surface examination Definition System rear-cover inner surface examination		
Image: LCD Backlight Panel rear cover Panel rear cover System rear-cover inner surface Definition Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.		Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.
Bucklight Panel rear cover PCB Step System rear-cover inner surface Definition Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.	6	System rear-cover inner surface examination
spot or glass broken issue may occur during reliability test.		Backlight Panel rear cover Burr PCB Step
	Definition	spot or glass broken issue may occur during reliability test.
7 Tape/sponge design on system inner surface	7	Tape/sponge design on system inner surface

Version 3.0

15 July 2015

38 / 43 Th





	_
	Panel rear-cover System rear-cover Tape/Sponge
	C LCD System Backlight rear-cover Tape/Sponge
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in separate location may act as pressure concentration location.
8	Material used for system rear-cover
Definition	System rear-cover System rear-cover System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Pooling issue may occur because screw's boss positioning for module's bracket are deformed during open-close test. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.
9	System base unit design near keyboard and mouse pad
Definition	System rear-cover System front-cover System base unit Sharp edge Keyboard/Mouse pad
10	Screw boss height design

Version 3.0

15 July 2015

39 / 43 TI





	Screw
	Backlight
	Screw boss
	Panel rear-cover rear-cover
	LCD Backlight Screw boss
	System
	Panel rear-cover Gap rear-cover
Definition	Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur.
11	Assembly SOP examination for system front-cover with Hook design
	Assembly Pressure
	System front-cover
	LCD Hook Backlight
	System rear-cover
Definition	Assembly Pressure
Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.
12	Assembly SOP examination for system front-cover with Double tape design
	Assembly Force System front-cover
	LCD Double tape Backlight System
	System
	Flat surface stage
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.
10	System front-cover assembly reference with Double tape design
13	System nont-cover assembly reference with Double labe design


Version 3.0

15 July 2015

40 / 43 T







Version 3.0

15 July 2015

41 / 43 T





	Polarizer edge
	to LCD AA
	and the second sec
Definition	For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge,
	otherwise light line near edge of polarizer will be appear.
	Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing
	tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This
	consideration must be taken at all four edges separately.
	The goal is to find parameters combination that allow maximum inspection angle falls inside
	polarizer black margin area.
	Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D
	Outline Drawing ("AA ~Outline" - "CF Pol~Outline"). Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above
	on each side, we can help to verify and pass the white line risk assessment for customer
	reference.
15	Color of system front-cover material
	titit Light Leakage
	i i Eight Eodikago
	System
	LCD System front-cover
	LCD front-cover Backlight Backlight
	LCD front-cover Backlight System
	LCD front-cover
	LCD front-cover Backlight System
	C LCD front-cover Backlight System rear-cover
	LCD front-cover Backlight System rear-cover
	LCD Backlight System rear-cover System front-cover
	LCD front-cover Backlight System rear-cover System front-cover Backlight System System System System System System Backlight
	LCD front-cover Backlight System rear-cover LCD System front-cover Backlight System front-cover Backlight System front-cover
Definition	Image: LCD front-cover Backlight System rear-cover System front-cover Backlight System System front-cover Backlight System Front-cover Backlight System rear-cover To prevent light leakage is seen at system front-cover due to material transparency, we
Definition	LCD front-cover Backlight System rear-cover LCD Backlight System front-cover Backlight System front-cover
Definition	Image: LCD front-cover Backlight System rear-cover System front-cover Backlight System System front-cover Backlight System Front-cover Backlight System rear-cover To prevent light leakage is seen at system front-cover due to material transparency, we


Version 3.0

15 July 2015

42 / 43 Th



INNOLUX 群創光電



Version 3.0

15 July 2015

43 / 43 Th